-
Notifications
You must be signed in to change notification settings - Fork 477
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
CI check for StarFive platform #108
Open
johnchewyy
wants to merge
11
commits into
tianocore:master
Choose a base branch
from
johnchewyy:vf2_jh7110_devel_upstream_v4
base: master
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Open
CI check for StarFive platform #108
johnchewyy
wants to merge
11
commits into
tianocore:master
from
johnchewyy:vf2_jh7110_devel_upstream_v4
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Remove DMA enable in CTRL register Added DMA polling handling for RX/TX Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Co-authored-by: John Chew <yuinyee.chew@starfivetech.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com>
Add PCD for little endian CPU. During RX, the endianess of data receive via DMA will be swap. Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Cc: Li Yong <yong.li@intel.com> Co-authored-by: mindachen1987 <mindachen1986@starfivetech.com> Signed-off-by: John Chew <yuinyee.chew@starfivetech.com>
This driver do not have dependency on ArmLib. It will cause compilation error when compile with risv architecture. Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Cc: Li Yong <yong.li@intel.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com>
Add base address PCD for eMMC and SDMMC Add application command for SDMMC Add PCD for Ultra High Speed (UHS) option Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Cc: Li Yong <yong.li@intel.com> Co-authored-by: John Chew <yuinyee.chew@starfivetech.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com>
The buffer address passed into the read/write block function sometimes larger than 4GB. This driver only support 32-bit DMA addressing. MMC timeout will occur if DMA buffer is allocated in 64-bit address. Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Cc: Li Yong <yong.li@intel.com> Signed-off-by: John Chew <yuinyee.chew@starfivetech.com>
Implement Pci Host Bridge and Pci Segment driver: JH7110 SoC contains two PCI segment: - PCI Segment 0 (USB): 32-bit Memory: 0x3000_0000 ~ 0x3FFF_FFFF 64-bit Memory: 0x9_0000_0000 ~0x9_4000_0000 - PCI Segment 1 (NVME): 32-bit Memory: 0x3800_0000 ~ 0x37FF_FFFF 64-bit Memory: 0x9_8000_0000 ~0x9_C000_0000 Non-prefetachable memory is not used in this configuration. Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Co-authored-by: John Chew <yuinyee.chew@starfivetech.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com> Acked-by: Sunil V L <sunilvl@ventanamicro.com>
This patch include QSPI driver and Flash driver protocol. QSPI driver: 1. Used indirect read/write 2. Master mode only 3. Require to setup qspi driver after located protocol 4. Require to free device if no longer needed 5. Support command read/write & data read/write Flash driver: 1. Require QSPI protocol as prerequisite 2. Support for flash read/write/update/erase 3. Require to init flash driver after allocated protocol Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Signed-off-by: John Chew <yuinyee.chew@starfivetech.com> Acked-by: Sunil V L <sunilvl@ventanamicro.com>
Support for efi variable to store in QSPI flash. This driver is responsible to initialize both QSPI and Flash driver. Firmware Volume(FV) Initialization: 1. Copy flash content into allocated shadow buffer (RAM) 2. Check FV header validity 3. If not valid, erase flash based on the region defined in PCDs , else skip 4. If erased, write flash with new FV header, else skip EFI Variable read: 1. Read anbd return the content from the shadow buffer (RAM) EFI Variable write: 1. Write the data into flash 2. Update shadow buffer (RAM) Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Signed-off-by: John Chew <yuinyee.chew@starfivetech.com> Acked-by: Sunil V L <sunilvl@ventanamicro.com>
- Add a new JH7110 silicon package. - These files Contain platfrom specific Guids, PCDs and defines used for JH7110 SoC. Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Co-authored-by: John Chew <yuinyee.chew@starfivetech.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com> Acked-by: Sunil V L <sunilvl@ventanamicro.com>
- Added new platform support for VisionFive2 SBC. - Boot flow in VF2 using EDK2 as bootloader: BootROM -> U-Boot SPL -> OpenSBI -> EDK2 -> Linux -> OS - Supported boot source for Linux from EDK2: - SD Card - eMMC - NVMe - USB Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Co-authored-by: John Chew <yuinyee.chew@starfivetech.com> Signed-off-by: mindachen1987 <minda.chen@starfivetech.com> Acked-by: Sunil V L <sunilvl@ventanamicro.com>
File: Platform/StarFive/ Silicon/StarFive/ Maintainers: Sunil V L Minda Chen John Chew Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Leif Lindholm <quic_llindhol@quicinc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Li Yong <yong.li@intel.com> Signed-off-by: John Chew <yuinyee.chew@starfivetech.com>
johnchewyy
force-pushed
the
vf2_jh7110_devel_upstream_v4
branch
from
December 13, 2023 02:22
d4c58fc
to
08f738c
Compare
I assume the name for this PR is wrong. This looks like StarFive JH7110 port. Is anyone looking at this? |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
CI check for StarFive platform