Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Unlock ThinLTO for RISC-V (second try) #18

Merged
merged 1 commit into from
Jul 3, 2019
Merged

Unlock ThinLTO for RISC-V (second try) #18

merged 1 commit into from
Jul 3, 2019

Commits on Jul 3, 2019

  1. [ELF][RISCV] Support RISC-V in getBitcodeMachineKind 

    Add Triple::riscv64 and Triple::riscv32 to getBitcodeMachineKind for get right
e_machine during LTO.

Reviewed By: ruiu, MaskRay

Differential Revision: https://reviews.llvm.org/D52165

llvm-svn: 364996
    @kito-cheng @Disasm
    kito-cheng authored and Disasm committed Jul 3, 2019
    Configuration menu
    Copy the full SHA
    0321498 View commit details
    Browse the repository at this point in the history