Skip to content
This repository has been archived by the owner on Feb 5, 2024. It is now read-only.

Commit

Permalink
Fix formatting
Browse files Browse the repository at this point in the history
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
  • Loading branch information
Jaime Arteaga committed Jul 28, 2023
1 parent b008aad commit 9cd95ba
Showing 1 changed file with 5 additions and 2 deletions.
7 changes: 5 additions & 2 deletions hardware/README.rst
Original file line number Diff line number Diff line change
Expand Up @@ -16,15 +16,16 @@ Meeting Notes
=============

2023-06-22
=========
==========

Agenda
------

* Consistent timestamp reporting in Level Zero, Matias Cabral
* Level Zero port for TornadoVM + the SPIR-V code gen, Juan Fumero
* Tiles-as-devices model in Level Zero, Jaime Arteaga
* Level Zero and Unified Runtime general updates, Jaime Arteaga Molina, Alastair Murray
* Level Zero and Unified Runtime general updates,
Jaime Arteaga Molina, Alastair Murray

Attendees
---------
Expand Down Expand Up @@ -90,9 +91,11 @@ Tiles-as-devices model in Level Zero
* L0 adding support for new device models.
* Mainly aimed at multi-tiled architectures
* New environment variable: ZE_FLAT_DEVICE_HIERARCHY

* Mode 0: Cards-as-devices model
* Mode 1: Tiles-as-devices model (no access to root device)
* Mode 2: Tiles-as-devices model (with access to root device)

* Objective is to provide applications with ability to
select best configuration for a given workload, especially
when using architectures where access between tiles is
Expand Down

0 comments on commit 9cd95ba

Please sign in to comment.