Name: Abdullah Numan Shakil.
Dept. of Computer Science & Engineering.
University of Rajshahi.
-
Notifications
You must be signed in to change notification settings - Fork 0
Shakil-RU/Verilog_HDL
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published