Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added a PLL example for the upduino 3.1. #22

Merged
merged 1 commit into from
Mar 2, 2024
Merged

Conversation

zapta
Copy link
Contributor

@zapta zapta commented Mar 2, 2024

Adding a new apio example. Hopefully it doesn't interfere with the release process. If it does, it can wait for post release.

The example demonstrated the use of PLL and I tested on a board I have here.

@Obijuan Obijuan merged commit 644c8ab into FPGAwars:master Mar 2, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants