iceWerx: blinky example added

FPGAwars · Apr 28, 2022 · acf4a08 · acf4a08
1 parent 6b0ec63
commit acf4a08
Show file tree

Hide file tree

Showing 5 changed files with 40 additions and 5 deletions.
diff --git a/iceWerx/Blinky/Blinky.v b/iceWerx/Blinky/Blinky.v
@@ -0,0 +1,19 @@
+//------------------------------------------------------------------
+//-- Blinking LED
+//------------------------------------------------------------------
+
+module Test (
+  input CLK,    // 12MHz clock
+  output LEDG   // LED to blink
+);
+
+  reg [23:0] counter = 0;
+
+  always @(posedge CLK) 
+    counter <= counter + 1;
+
+  assign LEDG = counter[23];
+
+endmodule
+
+
diff --git a/iceWerx/Blinky/apio.ini b/iceWerx/Blinky/apio.ini
@@ -0,0 +1,3 @@
+[env]
+board = iceWerx
+
diff --git a/iceWerx/Blinky/info b/iceWerx/Blinky/info
@@ -0,0 +1 @@
+Blinking the Green LED
diff --git a/iceWerx/Blinky/pinout.pcf b/iceWerx/Blinky/pinout.pcf
@@ -0,0 +1,17 @@
+# -----------------------------------------------------------------------------
+#- iceWerx constraint file (.pcf)
+#- By Juan Gonzalez (Obijuan) 
+#- April - 2022
+#- GPL license
+# -----------------------------------------------------------------------------
+
+
+# ------------ User Leds ------------------------------------------------------
+#-- Red LED
+set_io --warn-no-port LEDR A5  # output
+
+#-- Green LED
+set_io --warn-no-port LEDG M4  # output
+
+#-- 12 Mhz clock 
+set_io --warn-no-port CLK	P7 # input
diff --git a/iceWerx/ledon/pinout.pcf b/iceWerx/ledon/pinout.pcf
@@ -9,8 +9,3 @@
 # ------------ User Leds ------------------------------------------------------
 #-- Red LED
 set_io --warn-no-port LEDR A5  # output
-
-#-- M4
-
-#-- Reloj: 
-# set_io --warn-no-port clk12MHz	P7