This repository is about design and implementation of a time interleaved SAR ADC in Cadence Virtuoso. In this project all the blocks of the ADC is customised and implemented from transistor level itself and no ideal block is used from the libraries of virtuoso. Developed a library for SAR ADC sub-blocks from the transistor level design and simulated a working design of SAR ADC in Cadence virtuoso.
-
Notifications
You must be signed in to change notification settings - Fork 3
This repository is about design and implementation of a time interleaved SAR ADC in Cadence Virtuoso. In this project all the blocks of the ADC is customised and implemented from transistor level itself and no ideal block is used from the libraries of virtuoso.
AK1194/Time-Interleaved-SAR-ADC-Analog-VLSI-Design-Cadence-Virtuoso
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
This repository is about design and implementation of a time interleaved SAR ADC in Cadence Virtuoso. In this project all the blocks of the ADC is customised and implemented from transistor level itself and no ideal block is used from the libraries of virtuoso.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published