
Electronics student at the Technical University of Cluj-Napoca
Popular repositories Loading
-
Artix-7-Wristwatch
Artix-7-Wristwatch PublicA digital wristwatch written in VHDL for Artix-7 FPGA.
VHDL 2
-
Analog-Interface---SIAC
Analog-Interface---SIAC PublicAn analog interface project I had in uni.
AGS Script
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.