FPGA design to allow for programmable delay on a single signal. Implemented and tested on CMOD_A7
-
Updated
Sep 12, 2023 - SystemVerilog
FPGA design to allow for programmable delay on a single signal. Implemented and tested on CMOD_A7
LV2 plugin. Signal delay by specific channel.
Add a description, image, and links to the signal-delay topic page so that developers can more easily learn about it.
To associate your repository with the signal-delay topic, visit your repo's landing page and select "manage topics."