Skip to content

Commit

Permalink
Update pddf-device.json
Browse files Browse the repository at this point in the history
  • Loading branch information
@Yagami-Jiang
Yagami-Jiang committed Apr 10, 2023
1 parent 2953ebf commit 8e7b2eb
Showing 1 changed file with 76 additions and 66 deletions.
142 changes: 76 additions & 66 deletions device/celestica/x86_64-cel_silverstone_v2-r0/pddf/pddf-device.json
View file
Original file line number Diff line number Diff line change
Expand Up @@ -37,8 +37,8 @@
"ipmi_si",
"i2c_mux_pca954x",
"optoe",
"at24",
"i2c-i801"
"at24",
"i2c-i801"
],

"pddf_kos":
Expand All @@ -52,6 +52,11 @@
"pddf_fpgai2c_driver",
"pddf_xcvr_module",
"pddf_xcvr_driver_module"
],

"custom_kos":
[
"pddf_custom_fpga_algo"
]
},

Expand All @@ -62,7 +67,8 @@
{
"CONTROLLERS":
[
{"dev_name":"i2c-0", "dev":"SMBUS0" }
{"dev_name":"i2c-0", "dev":"SMBUS0"},
{"dev_name":"pcie-0", "dev":"PCIE0"}
]
}
},
Expand Down Expand Up @@ -112,36 +118,37 @@
"i2c":
{
"topo_info": {"parent_bus":"0x0"},
"dev_attr": {"vendor_id":"0x10EE", "device_id": "0x7021", "virt_bus": "0x64", "data_base_offset":"0x0", "data_size":"0x6000", "i2c_ch_base_offset":"0x100", "i2c_ch_size":"0x100", "virt_i2c_ch":"0xa"},
"dev_attr": {"vendor_id":"0x10EE", "device_id": "0x7021", "virt_bus": "0x64", "data_base_offset":"0x0", "data_size":"0x25000", "i2c_ch_base_offset":"0x00010000", "i2c_ch_size":"0x1000", "virt_i2c_ch":"0xf"},
"channel":
[
{"chn":"3", "dev":"CPLD1" },
{"chn":"3", "dev":"CPLD2" },
{"chn":"2", "dev":"MUX1" },
{"chn":"2", "dev":"MUX2" },
{"chn":"2", "dev":"MUX3" },
{"chn":"2", "dev":"MUX4" },
{"chn":"1", "dev":"MUX5" }
{ "chn":"9", "dev":"CPLD_S1" },
{ "chn":"9", "dev":"CPLD_S2" },
{ "chn":"10", "dev":"MUX1" },
{ "chn":"10", "dev":"MUX2" },
{ "chn":"10", "dev":"MUX3" },
{ "chn":"10", "dev":"MUX4" },
{ "chn":"11", "dev":"SFP1" },
{ "chn":"12", "dev":"SFP2" }
]
}
},

"CPLD1":
"CPLD_S1":
{
"dev_info": {"device_type":"CPLD", "device_name":"CPLD1", "device_parent":"FPGAPCIE0"},
"dev_info": {"device_type":"CPLD", "device_name":"CPLD_S1", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x66", "dev_addr":"0x30", "dev_type":"i2c_cpld"},
"topo_info": {"parent_bus":"0x6C", "dev_addr":"0x30", "dev_type":"i2c_cpld"},
"dev_attr":{}
}
},

"CPLD2":
"CPLD_S2":
{
"dev_info": {"device_type":"CPLD", "device_name":"CPLD2", "device_parent":"FPGAPCIE0"},
"dev_info": {"device_type":"CPLD", "device_name":"CPLD_S2", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x66", "dev_addr":"0x31", "dev_type":"i2c_cpld"},
"topo_info": {"parent_bus":"0x6C", "dev_addr":"0x31", "dev_type":"i2c_cpld"},
"dev_attr":{}
}
},
Expand All @@ -151,18 +158,18 @@
"dev_info": { "device_type":"MUX", "device_name":"MUX1", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x65", "dev_addr":"0x72", "dev_type":"pca9548"},
"topo_info": {"parent_bus":"0x6D", "dev_addr":"0x73", "dev_type":"pca9548"},
"dev_attr": {"virt_bus":"2"},
"channel":
[
{"chn":"0", "dev":"PORT1" },
{"chn":"1", "dev":"PORT2" },
{"chn":"2", "dev":"PORT3" },
{"chn":"3", "dev":"PORT4" },
{"chn":"4", "dev":"PORT5" },
{"chn":"5", "dev":"PORT6" },
{"chn":"6", "dev":"PORT7" },
{"chn":"7", "dev":"PORT8" }
{"chn":"0", "dev":"PORT16" },
{"chn":"1", "dev":"PORT13" },
{"chn":"2", "dev":"PORT12" },
{"chn":"3", "dev":"PORT10" },
{"chn":"4", "dev":"PORT9" },
{"chn":"5", "dev":"PORT14" },
{"chn":"6", "dev":"PORT11" },
{"chn":"7", "dev":"PORT7" }
]
}
},
Expand All @@ -172,18 +179,18 @@
"dev_info": { "device_type":"MUX", "device_name":"MUX2", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x65", "dev_addr":"0x73", "dev_type":"pca9548"},
"topo_info": {"parent_bus":"0x6D", "dev_addr":"0x72", "dev_type":"pca9548"},
"dev_attr": {"virt_bus":"0xa"},
"channel":
[
{"chn":"0", "dev":"PORT9" },
{"chn":"1", "dev":"PORT10" },
{"chn":"2", "dev":"PORT11" },
{"chn":"3", "dev":"PORT12" },
{"chn":"4", "dev":"PORT13" },
{"chn":"5", "dev":"PORT14" },
{"chn":"6", "dev":"PORT15" },
{"chn":"7", "dev":"PORT16" }
{"chn":"0", "dev":"PORT20" },
{"chn":"1", "dev":"PORT17" },
{"chn":"2", "dev":"PORT22" },
{"chn":"3", "dev":"PORT25" },
{"chn":"4", "dev":"PORT19" },
{"chn":"5", "dev":"PORT21" },
{"chn":"6", "dev":"PORT24" },
{"chn":"7", "dev":"PORT18" }
]
}
},
Expand All @@ -193,18 +200,18 @@
"dev_info": { "device_type":"MUX", "device_name":"MUX3", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x65", "dev_addr":"0x74", "dev_type":"pca9548"},
"topo_info": {"parent_bus":"0x6D", "dev_addr":"0x71", "dev_type":"pca9548"},
"dev_attr": {"virt_bus":"0x12"},
"channel":
[
{"chn":"0", "dev":"PORT17" },
{"chn":"1", "dev":"PORT18" },
{"chn":"2", "dev":"PORT19" },
{"chn":"3", "dev":"PORT20" },
{"chn":"4", "dev":"PORT21" },
{"chn":"5", "dev":"PORT22" },
{"chn":"6", "dev":"PORT23" },
{"chn":"7", "dev":"PORT24" }
{"chn":"0", "dev":"PORT3" },
{"chn":"1", "dev":"PORT4" },
{"chn":"2", "dev":"PORT1" },
{"chn":"3", "dev":"PORT2" },
{"chn":"4", "dev":"PORT8" },
{"chn":"5", "dev":"PORT6" },
{"chn":"6", "dev":"PORT5" },
{"chn":"7", "dev":"PORT15" }
]
}
},
Expand All @@ -214,38 +221,43 @@
"dev_info": { "device_type":"MUX", "device_name":"MUX4", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x65", "dev_addr":"0x75", "dev_type":"pca9548"},
"topo_info": {"parent_bus":"0x6D", "dev_addr":"0x70", "dev_type":"pca9548"},
"dev_attr": {"virt_bus":"0x1a"},
"channel":
[
{"chn":"0", "dev":"PORT25" },
{"chn":"1", "dev":"PORT26" },
{"chn":"2", "dev":"PORT27" },
{"chn":"3", "dev":"PORT28" },
{"chn":"4", "dev":"PORT29" },
{"chn":"5", "dev":"PORT30" },
{"chn":"6", "dev":"PORT31" },
{"chn":"7", "dev":"PORT32" }
{"chn":"0", "dev":"PORT27" },
{"chn":"1", "dev":"PORT32" },
{"chn":"2", "dev":"PORT29" },
{"chn":"3", "dev":"PORT31" },
{"chn":"4", "dev":"PORT30" },
{"chn":"5", "dev":"PORT23" },
{"chn":"6", "dev":"PORT26" },
{"chn":"7", "dev":"PORT28" }
]
}
},
"MUX5":
"SFP1":
{
"dev_info": { "device_type":"MUX", "device_name":"MUX5", "device_parent":"FPGAPCIE0"},
"dev_info": { "device_type":"SPF+", "device_name":"SFP1", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x64", "dev_addr":"0x72", "dev_type":"pca9548"},
"dev_attr": {"virt_bus":"0x22"},
"channel":
[
{"chn":"0", "dev":"PORT33" }
]
"topo_info": {"parent_bus":"0x6E", "dev_addr":"0x50", "dev_type":"i2c_fpga"},
"dev_attr": {"virt_bus":"0x0"}
}
},
"SFP2":
{
"dev_info": { "device_type":"SPF+", "device_name":"SFP2", "device_parent":"FPGAPCIE0"},
"i2c":
{
"topo_info": {"parent_bus":"0x6F", "dev_addr":"0x50", "dev_type":"i2c_fpga"},
"dev_attr": {"virt_bus":"0x0"}
}
},

"PORT1":
{
"dev_info": {"device_type":"QSFP28", "device_name":"PORT1", "device_parent":"MUX1"},
"dev_info": {"device_type":"QSFP", "device_name":"PORT1", "device_parent":"MUX1"},
"dev_attr": {"dev_idx":"1"},
"i2c":
{
Expand Down Expand Up @@ -274,12 +286,10 @@
"dev_info": {"device_type":"", "device_name":"PORT1-CTRL", "device_parent":"MUX1", "virt_parent":"PORT1"},
"i2c":
{
"topo_info": {"parent_bus":"0x2", "dev_addr":"0x53", "dev_type":"pddf_xcvr"},
"topo_info": {"parent_bus":"0x2", "dev_addr":"0x11", "dev_type":"pddf_xcvr"},
"attr_list":
[
{"attr_name":"xcvr_present", "attr_devaddr":"0x4004", "attr_devtype":"fpgapci", "attr_devname":"FPGAPCIE0", "attr_offset":"0x0", "attr_mask":"0x4", "attr_cmpval":"0x0", "attr_len":"1"},
{"attr_name":"xcvr_reset", "attr_devaddr":"0x4000", "attr_devtype":"fpgapci", "attr_devname":"FPGAPCIE0", "attr_offset":"0x0", "attr_mask":"0x4", "attr_cmpval":"0x0", "attr_len":"1"},
{"attr_name":"xcvr_lpmode", "attr_devaddr":"0x4000", "attr_devtype":"fpgapci", "attr_devname":"FPGAPCIE0", "attr_offset":"0x0", "attr_mask":"0x6", "attr_cmpval":"0x40", "attr_len":"1"}
{ "attr_name":"xcvr_present", "attr_devaddr":"0x30", "attr_devtype":"cpld", "attr_devname":"CPLD_S1", "attr_offset":"0x12", "attr_mask":"0x0", "attr_cmpval":"0x1", "attr_len":"1"}
]
}
},
Expand Down

0 comments on commit 8e7b2eb

Please sign in to comment.