{"payload":{"header_redesign_enabled":false,"results":[{"id":"774413327","archived":false,"color":"#DAE1C2","followers":7,"has_funding_file":false,"hl_name":"pulp-platform/dram_rtl_sim","hl_trunc_description":null,"language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":774413327,"name":"dram_rtl_sim","owner_id":14332106,"owner_login":"pulp-platform","updated_at":"2024-09-09T12:31:55.876Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":107,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apulp-platform%252Fdram_rtl_sim%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/pulp-platform/dram_rtl_sim/star":{"post":"N05oc9hHqU9T2BpTCopvD5e14BB3RLHf4g1IWoIe-U782TDYpytVTtQUawSIO58mVd-ea9Rjd96lZCaQLDqjgQ"},"/pulp-platform/dram_rtl_sim/unstar":{"post":"znXJNBm1IZhTgGH8hLUG7e_E79iHzeIOuDAjTYPCdclQ6ciIrH3WcyofbcX2RYct1S5uJXtOMrHqfbVy6tJVpQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"OIfVloMLDksEBxZcnC7W2PPU3nMTun3J8M0VagIgLoSNHhoA8M8wWNkwFZF7KaLBVefmoJLHSo2A9ZTfbnPz5g"}}},"title":"Repository search results"}