{"payload":{"header_redesign_enabled":false,"results":[{"id":"319442946","archived":false,"color":"#b2b7f8","followers":34,"has_funding_file":false,"hl_name":"janschiefer/verilog_spi","hl_trunc_description":"A simple Verilog SPI master / slave implementation featuring all 4 modes.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":319442946,"name":"verilog_spi","owner_id":29553827,"owner_login":"janschiefer","updated_at":"2020-12-07T22:37:32.530Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","verilog","spi","hdl","fpgas","spi-master","spi-slave"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajanschiefer%252Fverilog_spi%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/janschiefer/verilog_spi/star":{"post":"DqtIrUwjLYGXTen8Qdn-0Xg5FtqZ34aHLV9OHDfhqo01QXQSE3LJ_Nq53DjO7SDZ-kQ1rEavaWtvaYjqRE4sKQ"},"/janschiefer/verilog_spi/unstar":{"post":"9E2bxAy0BNfjoaHPNi8-2AbGcSPm3WWtUS4ebpXyHT-mOV5sN5LiX84ZgN711bej0we370_6C9QAuY9x45ylVQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"udVLVFQCK9TrMn8aOOIRht87VwUZ9os87EWx9qK7TLs1A1o_6dtw9nQjNDJ-otq8Rxjhq7ClNbolgyRm719rRw"}}},"title":"Repository search results"}