-
Notifications
You must be signed in to change notification settings - Fork 6
/
sdram_mux.sv
381 lines (329 loc) · 11.7 KB
/
sdram_mux.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
//============================================================================
// SNK NeoGeo for MiSTer
//
// Copyright (C) 2018 Sean 'Furrtek' Gonsalves
//
// This program is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 of the License, or (at your option)
// any later version.
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
// more details.
//
// You should have received a copy of the GNU General Public License along
// with this program; if not, write to the Free Software Foundation, Inc.,
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
//============================================================================
// SDRAM mux/demux logic
module sdram_mux(
input nRESET,
input clk_sys,
input nAS,
input nLDS,
input nUDS,
input [15:0] SDRAM_DQ, // TESTING
input [2:0] CD_TR_AREA,
input CD_EXT_WR,
input DMA_RUNNING,
input DMA_WR_OUT,
input [23:0] DMA_ADDR_IN,
input [23:0] DMA_ADDR_OUT,
input [15:0] DMA_DATA_OUT,
output reg DMA_SDRAM_BUSY,
input [20:1] M68K_ADDR,
input [15:0] M68K_DATA,
input PCK1, PCK2,
input CD_WR_SDRAM_SIG,
output reg SDRAM_WR_PULSE,
output reg SDRAM_RD_PULSE,
output reg SDRAM_RD_TYPE,
output reg [15:0] PROM_DATA,
output reg [63:0] CR_DOUBLE, // 16 pixels
output reg [15:0] SROM_DATA, // 4 pixels
output reg PROM_DATA_READY,
input [1:0] FIX_BANK,
input SPR_EN, FIX_EN,
output reg [24:0] sdram_addr,
input [63:0] sdram_dout,
output [15:0] sdram_din,
input sdram_ready, //ready_fourth,
input ioctl_download,
input [24:0] ioctl_addr_offset,
input [1:0] P_BANK,
input [1:0] CD_BANK_SPR,
input [24:0] CROM_ADDR,
input [15:0] S_LATCH,
input nROMOE, CD_EXT_RD, nPORTOE, nSROMOE,
input nSYSTEM_G, SYSTEM_CDx,
output [1:0] wtbt,
input [15:0] ioctl_dout
);
reg M68K_RD_REQ, SROM_RD_REQ, CROM_RD_REQ, CD_WR_REQ;
reg M68K_RD_RUN, SROM_RD_RUN, CROM_RD_RUN, CD_WR_RUN;
reg nDS_PREV, nAS_PREV, DMA_WR_OUT_PREV;
reg [1:0] SDRAM_READY_SR;
//reg [1:0] SDRAM_READY_FOURTH_SR;
reg [1:0] SDRAM_M68K_SIG_SR;
reg [1:0] SDRAM_CROM_SIG_SR;
reg [1:0] SDRAM_SROM_SIG_SR;
reg [24:0] CD_REMAP_TR_ADDR;
reg SDRAM_WR_BYTE_MODE;
//wire [22:0] P2ROM_ADDR = DMA_RUNNING ? {3'd3, DMA_ADDR_IN[19:0]} : {P_BANK + 3'd3, M68K_ADDR[19:1], 1'b0};
wire [22:0] P2ROM_ADDR = {P_BANK + 3'd2, M68K_ADDR[19:1], 1'b0};
assign wtbt = (ioctl_download | ~CD_WR_RUN) ? 2'b11 : SDRAM_WR_BYTE_MODE ? 2'b00 : 2'b11;
assign sdram_din = ioctl_download ? ioctl_dout :
CD_WR_RUN ? DMA_RUNNING ? DMA_DATA_OUT : M68K_DATA : 16'h0000;
// Only allow DMA to read from $000000~$1FFFFF
wire SDRAM_M68K_SIG = DMA_RUNNING ? CD_EXT_RD : ~&{nSROMOE, nROMOE, nPORTOE} | CD_EXT_RD;
// SDRAM address mux
// sdram_addr LSB is = 0 in word mode
always_comb begin
casez ({ioctl_download, CD_WR_RUN, ~nROMOE & M68K_RD_RUN, CD_EXT_RD & M68K_RD_RUN, ~nPORTOE & M68K_RD_RUN, ~nSROMOE & M68K_RD_RUN, SROM_RD_RUN, CROM_RD_RUN})
// HPS loading pass-through
8'b1zzzzzzz: sdram_addr = ioctl_addr_offset;
// CD transfer
8'b01zzzzzz: sdram_addr = CD_REMAP_TR_ADDR;
// P1 ROM $0000000~$00FFFFF
8'b001zzzzz: sdram_addr = {5'b0_0000, M68K_ADDR[19:1], 1'b0};
// Work RAM (cart) $0100000~$010FFFF, or Extended RAM (CD) $0100000~$01FFFFF
8'b0001zzzz: sdram_addr = SYSTEM_CDx ? DMA_RUNNING ? {5'b0_0001, DMA_ADDR_IN[19:0]} : {5'b0_0001, M68K_ADDR[19:1], 1'b0} :
{9'b0_0001_0000, M68K_ADDR[15:1], 1'b0};
// P2 ROM (cart) $0200000~$05FFFFF bankswitched
8'b00001zzz: sdram_addr = {2'b0_0, P2ROM_ADDR};
// System ROM (CD) $0600000~$067FFFF
// System ROM (cart) $0600000~$061FFFF
8'b000001zz: sdram_addr = SYSTEM_CDx ? {6'b0_0110_0, M68K_ADDR[18:1], 1'b0} :
{8'b0_0110_000, M68K_ADDR[16:1], 1'b0};
// SFIX ROM (CD) $0680000~$069FFFF
// S1 ROM (cart) $0680000~$06FFFFF
// SFIX ROM (cart) $0620000~$063FFFF
8'b0000001z: sdram_addr = SYSTEM_CDx ? {8'b0_0110_100, S_LATCH[15:4], S_LATCH[2:0], ~S_LATCH[3], 1'b0} :
(nSYSTEM_G) ?
{6'b0_0110_1, FIX_BANK, S_LATCH[15:4], S_LATCH[2:0], ~S_LATCH[3], 1'b0} :
{8'b0_0110_001, S_LATCH[15:4], S_LATCH[2:0], ~S_LATCH[3], 1'b0};
// C ROMs Bytes $0800000~$1FFFFFF
8'b00000001: sdram_addr = CROM_ADDR;
// Default
8'b00000000: sdram_addr = 25'h0000000;
endcase
end
always @(posedge clk_sys)
begin
if (!nRESET)
begin
CROM_RD_REQ <= 0;
SROM_RD_REQ <= 0;
M68K_RD_REQ <= 0;
CD_WR_REQ <= 0;
CROM_RD_RUN <= 0;
SROM_RD_RUN <= 0;
M68K_RD_RUN <= 0;
CD_WR_RUN <= 0;
SDRAM_WR_BYTE_MODE <= 0;
DMA_SDRAM_BUSY <= 0;
nDS_PREV <= 1;
DMA_WR_OUT_PREV <= 0;
end
else
begin
nAS_PREV <= nAS;
if ({nAS_PREV, nAS} == 2'b01)
PROM_DATA_READY <= 0;
if (!DMA_RUNNING)
DMA_SDRAM_BUSY <= 0;
// Detect 68k or DMA write requests
// Detect falling edge of nLDS or nUDS, or rising edge of DMA_WR_OUT while CD_WR_SDRAM_SIG is high
nDS_PREV <= nLDS & nUDS;
DMA_WR_OUT_PREV <= DMA_WR_OUT;
if (((nDS_PREV & ~(nLDS & nUDS)) | (~DMA_WR_OUT_PREV & DMA_WR_OUT)) & CD_WR_SDRAM_SIG)
begin
if (DMA_RUNNING)
DMA_SDRAM_BUSY <= 1;
// Convert and latch address
casez({CD_EXT_WR, CD_TR_AREA})
4'b1_???: CD_REMAP_TR_ADDR <= DMA_RUNNING ? {4'b0_001, DMA_ADDR_OUT[20:1], 1'b0} : {4'b0_001, M68K_ADDR[20:1], ~nLDS}; // EXT zone SDRAM
4'b0_000: CD_REMAP_TR_ADDR <= DMA_RUNNING ? {3'b0_10, CD_BANK_SPR, DMA_ADDR_OUT[19:7], DMA_ADDR_OUT[5:2], ~DMA_ADDR_OUT[6], ~DMA_ADDR_OUT[1], 1'b0} : {3'b0_10, CD_BANK_SPR, M68K_ADDR[19:7], M68K_ADDR[5:2], ~M68K_ADDR[6], ~M68K_ADDR[1], 1'b0}; // Sprites SDRAM
//4'b0_001: CD_REMAP_TR_ADDR <= {4'b0_000, CD_BANK_PCM, CD_TR_WR_ADDR, 1'b0}; // ADPCM DDRAM
4'b0_101: CD_REMAP_TR_ADDR <= DMA_RUNNING ? {8'b0_0000_100, DMA_ADDR_OUT[17:6], DMA_ADDR_OUT[3:1], ~DMA_ADDR_OUT[5], ~DMA_ADDR_OUT[4]} : {8'b0_0000_100, M68K_ADDR[17:6], M68K_ADDR[3:1], ~M68K_ADDR[5], ~M68K_ADDR[4]}; // Fix SDRAM
//4'b0_100: CD_REMAP_TR_ADDR <= {8'b0_0000_000, CD_TR_WR_ADDR[16:1], 1'b0}; // Z80 BRAM
default: CD_REMAP_TR_ADDR <= 25'h0AAAAAA; // DEBUG
endcase
SDRAM_WR_BYTE_MODE <= DMA_RUNNING ? 1'b0 : // DMA writes are always done in words
((CD_TR_AREA == 3'd5) & ~CD_EXT_WR) | (CD_EXT_WR & (nLDS ^ nUDS)); // Fix or extended RAM data
// In DMA, start if: nothing is running, no LSPC read (priority case C)
// Out of DMA, start if: nothing is running (priority case B)
// TO TEST
if (~|{M68K_RD_RUN, CROM_RD_RUN, SROM_RD_RUN, M68K_RD_REQ, CROM_RD_REQ, SROM_RD_REQ} & sdram_ready)
begin
if (DMA_RUNNING)
begin
if ((SDRAM_CROM_SIG_SR != 2'b01) & (SDRAM_SROM_SIG_SR != 2'b01))
begin
// Start write cycle right now
CD_WR_RUN <= 1;
SDRAM_WR_PULSE <= 1;
end
else
CD_WR_REQ <= 1; // Set request flag for later
end
else
begin
// Start write cycle right now
CD_WR_RUN <= 1;
SDRAM_WR_PULSE <= 1;
end
end
else
CD_WR_REQ <= 1; // Set request flag for later
end
// Detect 68k read requests
// Detect rising edge of SDRAM_M68K_SIG
// TODO: Does this really need 2 FFs ?
SDRAM_M68K_SIG_SR <= {SDRAM_M68K_SIG_SR[0], SDRAM_M68K_SIG};
if ((SDRAM_M68K_SIG_SR == 2'b01)) // & M68K_CACHE_MISS)
begin
// In DMA, start if: nothing is running, no LSPC read (priority case C)
// Out of DMA, start if: nothing is running (priority case A)
// TO TEST
if (~|{CD_WR_RUN, CROM_RD_RUN, SROM_RD_RUN, CD_WR_RUN, CROM_RD_REQ, SROM_RD_REQ} & sdram_ready)
begin
if (DMA_RUNNING)
begin
DMA_SDRAM_BUSY <= 1;
if ((SDRAM_CROM_SIG_SR != 2'b01) & (SDRAM_SROM_SIG_SR != 2'b01))
begin
// Start read cycle right now
M68K_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 0; // Single read
end
else
M68K_RD_REQ <= 1; // Set request flag for later
end
else
begin
// Start read cycle right now
M68K_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 0; // Single read
end
end
else
M68K_RD_REQ <= 1; // Set request flag for later
end
// Detect sprite data read requests
// Detect rising edge of PCK1B
// TODO: Does this really need 2 FFs ?
SDRAM_CROM_SIG_SR <= {SDRAM_CROM_SIG_SR[0], ~PCK1};
if ((SDRAM_CROM_SIG_SR == 2'b01) & SPR_EN)
begin
// In DMA, start if: nothing is running (priority case C)
// Out of DMA, start if: nothing is running, no 68k read or write (priority cases A and B)
// TODO
if (~|{M68K_RD_RUN, SROM_RD_RUN, CD_WR_RUN, M68K_RD_REQ, SROM_RD_REQ} & sdram_ready)
begin
// Start C ROM read cycle right now
CROM_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 1; // Burst read
end
else
CROM_RD_REQ <= 1; // Set request flag for later
end
// Detect fix data read requests
// Detect rising edge of PCK2B
// TODO: Does this really need 2 FFs ?
// See dev_notes.txt about why there's only one read for FIX graphics
// regardless of the S2H1 signal
SDRAM_SROM_SIG_SR <= {SDRAM_SROM_SIG_SR[0], ~PCK2};
if ((SDRAM_SROM_SIG_SR == 2'b01) & FIX_EN)
begin
// In DMA, start if: nothing is running (priority case C)
// Out of DMA, start if: nothing is running, no 68k read or write (priority cases A and B)
// TODO
if (~|{M68K_RD_RUN, CROM_RD_RUN, CD_WR_RUN, M68K_RD_REQ, CROM_RD_REQ} & sdram_ready)
begin
// Start S ROM read cycle right now
SROM_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 0; // Single read
end
else
SROM_RD_REQ <= 1; // Set request flag for later
end
if (SDRAM_WR_PULSE)
SDRAM_WR_PULSE <= 0;
if (SDRAM_RD_PULSE)
SDRAM_RD_PULSE <= 0;
if (sdram_ready & ~SDRAM_RD_PULSE & ~SDRAM_WR_PULSE)
begin
// Start requested access, if needed
if (CD_WR_REQ && !CROM_RD_RUN && !M68K_RD_RUN && !SROM_RD_RUN)
begin
CD_WR_REQ <= 0;
CD_WR_RUN <= 1;
SDRAM_WR_PULSE <= 1;
end
else if (CROM_RD_REQ && !CD_WR_RUN && !M68K_RD_RUN && !SROM_RD_RUN)
begin
CROM_RD_REQ <= 0;
if (SPR_EN)
begin
CROM_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 1; // Burst read
end
end
else if (SROM_RD_REQ && !CD_WR_RUN && !M68K_RD_RUN && !CROM_RD_RUN)
begin
SROM_RD_REQ <= 0;
if (FIX_EN)
begin
SROM_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 0; // Single read
end
end
else if (M68K_RD_REQ && !CD_WR_RUN && !SROM_RD_RUN && !CROM_RD_RUN)
begin
M68K_RD_REQ <= 0;
M68K_RD_RUN <= 1;
SDRAM_RD_PULSE <= 1;
SDRAM_RD_TYPE <= 0; // Single read
end
end
// Terminate running access, if needed
// Having two non-nested IF statements with the & in the condition
// prevents synthesis from chaining too many muxes and causing
// timing analysis to fail
SDRAM_READY_SR <= {SDRAM_READY_SR[0], sdram_ready};
if ((SDRAM_READY_SR == 2'b01) & CD_WR_RUN)
begin
CD_WR_RUN <= 0;
DMA_SDRAM_BUSY <= 0;
end
if ((SDRAM_READY_SR == 2'b01) & SROM_RD_RUN)
begin
SROM_DATA <= sdram_dout[63:48];
SROM_RD_RUN <= 0;
end
// TESTING
//if ((~SDRAM_READY_SR[0] & sdram_ready) & M68K_RD_RUN) // 2020bb crashes with this
if ((SDRAM_READY_SR == 2'b01) & M68K_RD_RUN)
begin
PROM_DATA <= sdram_dout[63:48];
PROM_DATA_READY <= 1;
M68K_RD_RUN <= 0;
DMA_SDRAM_BUSY <= 0;
end
if ((SDRAM_READY_SR == 2'b01) & CROM_RD_RUN)
begin
CR_DOUBLE <= sdram_dout;
CROM_RD_RUN <= 0;
end
end
end
endmodule