This repository has been archived by the owner on Dec 6, 2022. It is now read-only.

Xilinx Unisim Library

The Xilinx Unisim Library Verilog available as open source under Apache 2.0.

These files coincide with the 2020.1 release of Vivado.